

FIG. 1





FIG. 1

[illegible]

Host Interface Mode Dependency Table				
Host Interface	JTAG		Peripheral	NONE
Debug Mode	External Monitor	Internal Monitor	Internal Monitor	Normal Operation
Debug Control Register	R/W via JTAG RD via CPU CPU WR enable via JTAG	R/W via JTAG & CPU	R/W via CPU	R/W via CPU
Break/Watch Points	Both BP & WP R/W via JTAG RD via CPU CPU WR enable via JTAG	WP Only R/W via JTAG & CPU	WP Only R/W via CPU	WP Only R/W via CPU
Communication Registers	R/W via JTAG RD via CPU	R/W via JTAG & CPU	R/W via CPU	R/W via CPU
Instruction Queue	Initiated via JTAG Debug IR R/W via JTAG RD via CPU	Initiated via CP14R0b24 R/W via JTAG & CPU	Initiated via CP14R0b24 R/W via CPU	Initiated via CP14R0b24 R/W via CPU

FIG. 3




FIG. 4




FIG. 5

MODE Access	M S B	Debug Control Register (register 0)																														L S B		
		3 1	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2		1	0
R, W, RW																								W R	W R	R	R	W R	W R	R	R	R	R	R
JTAG Debug		Read						R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	W R	W R	R	R	W R	W R	R	R	R	R	R
JTAG ROM DEBUG		Write / Read Clear after read						W R	W R	R	R	R	R	R	W C	W C	W C	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	R	W R	W R
ROM DEBUG		Write / Read Clear after read						W R	W R	R	R	R	R	R	W C	W C	W C	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	W R	R	W R	W R
Reset		0						0	0	0			0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0		0	0
Definition	Count value (N)	Debug																																
		Instruction Delay N																																
		Instruction																																
		Debug Entry Reason																																
		Sequence																																
		Detector 1																																
		Detector 0																																
		Debug EDAC																																
		Debug Halt																																
		Debug Halt																																
		Debug Halt																																
		Sequence																																
		Sequence																																
		Manual Trig																																
		Detector 1																																
Enable																																		
Detector 1																																		
Manual Trig																																		
Detector 0																																		
Enable																																		
Detector 0																																		
JTAG																																		
Enable Debug																																		
Enable Debug																																		

FIG. 6

[illegible][illegible]



FIG. 7

Register		User Mode			
		JTAG DEBUG ENABLED JTAG Debug Mode (Bit 1 = 1) of the Debug Instruction Register.		JTAG DEBUG DISABLED JTAG Debug Mode (Bit 1 = 0) of the Debug Instruction Register.	
Name	Number	Read Access	Write Access	Read Access	Write Access
Debug Control	0	Read Allowed	Undefined Instr Treat as NOP	Read Allowed	Write Allowed to Upper byte
Others	1-15	Undefined Instr Return Debug Control	Undefined Instr Treat as NOP	Undefined Instr Return Debug Control	Undefined Instr Treat as NOP

FIG. 8

	M S B	Debug Instruction Register					L S B
	6	5	4	3	2	1	0
Reset	0	0	0	0	0	0	1
Definition	JTAG installed	Execute Instruction Queue	Single Step	Enable Interrupts in Debug	WDT Debug hold	JTAG Debug Mode	Run CPU

FIG. 11






FIG. 12